Ashok_Mehta_(Logo)

On Line Training

Screen-Shot-2020-09-06-at-12.03.29-PM
Course 1:

SystemVerilog Assertions & Functional Coverage

In-depth from-scratch Course offered on UDEMY

BEST SELLER course on UDEMY

aged-teacher.jpg
Course 2:

SystemVerilog Functional Coverage course offered on UDEMY

HIGHEST RATED Course on Udemy

businessman-laptop-executive-eyeglasses-working-65280677-transformed
Course 3:

Comprehensive Verilog with Doulos

Teaches application of Verilog for FPGA and ASIC designs. Development of combinational and sequential (state machine) RTL design and synthesis. Also covers File I/O and Testbench development. 5 days/6 hours sessions.

young-teacher-near-chalkboard-in-school-classroom-talking-to-class.jpg
Course 4:

Comprehensive/Advanced VHDL with Doulos

Prepares you for practical project readiness for FPGA designs. Covers development of combinational and sequential RTL development and synthesis. Also covers File I/O and Testbench development. Coprehensive VHDL – 4 days/6 hours sessions

Advanced VHDL – 4 days/4 hours sessions

aged-teacher.jpg
Course 5:

EXPERT VHDL for Design and Verification with Doulos

Expert VHDL for Design

Advanced development of RTL for FPGA/ASIC design/synthesis/implementation. Reusable designs. Introduction to OVL/PSL

Expert VHDL for Verification

Advanced transaction level testbench development. Scoreboard development. BFM development. Introduction to OSVVM and UVVM.

error: Content is protected !!