DefineView Consulting provides SystemVerilog, Comprehensive Verilog and Expert VHDL training (on-site and on-line) to ASIC/SoC Design and Verification engineering community at large.
600 Reviews (4.7 Rating)
200 Reviews (5.0 Rating)
250 Reviews (4.5 Rating)
Ashok Mehta have been granted 21 US Patents to date.
Subject matter of the patents is;
Ashok Mehta has worked in the ASIC/SoC design and verification field for over 30 years. He worked at DEC, DG, INTEL, AMCC and TSMC.
SystemVerilog Assertions and Functional Coverage provides an application oriented in-depth guide to language, methodology and applications of SystemVerilog Assertions and Functional Coverage Languages. Used by engineering community at large, it will serve as an excellent Reference Book.